

M36L0R7060T1 M36L0R7060B1


128 Mbit (Multiple Bank, Multilevel, Burst) Flash memory and 64 Mbit (Burst) PSRAM, 1.8 V supply, multichip package

Features

- Multichip package
 - 1 die of 128 Mbit (8 Mb x16, Multiple Bank, Multilevel, Burst) Flash memory
 - 1 die of 64 Mbit (4 Mb x16) Pseudo SRAM
- Supply voltage
 - $V_{DDF} = V_{CCP} = V_{DDQF} = 1.7 \text{ to } 1.95 \text{ V}$
 - $-V_{PPF} = 9 V$ for fast program
- Electronic signature
 - Manufacturer Code: 20h
 - Top Device Code
 - M36L0R7060T1: 88C4h
 - Bottom Device Code M36L0R7060B1: 88C5h
- Package
 - ECOPACK®

Flash memory

- Synchronous / Asynchronous Read
 - Synchronous Burst Read mode: 54 MHz, 66 MHz
 - Random Access: 70 ns, 85 ns
- Synchronous Burst Read Suspend
- Programming time
 - 2.5 µs typical word program time using Buffer Enhanced Factory Program command
- Memory organization
 - Multiple Bank memory array: 8 Mbit banks
 - Parameter Blocks (top or bottom location)
- Common Flash Interface (CFI)
- 100 000 program/erase cycles per block
- Dual operations
 - program/erase in one Bank while read in others
 - No delay between read and write operations



- Security
 - 64 bit unique device number
 - 2112 bit user programmable OTP Cells
- Block locking
 - All blocks locked at power-up
 - Any combination of blocks can be locked with zero latency
 - WP_F for Block Lock-Down
 - Absolute Write Protection with V_{PPF} = V_{SS}

PSRAM

- Access time: 70 ns
- Asynchronous Page Read
 - Page Size: 4, 8 or 16 words
 - Subsequent read within page: 20 ns
- Low power features
 - Automatic Temperature-compensated Self-Refresh (TCR)
 - Partial Array Self-Refresh (PASR)
 - Deep Power-Down (DPD) mode
- Synchronous Burst Read/Write

May 2007 Rev 1 1/22

Contents

| 1 | Description | | | | | | |
|---|----------------------|--|----|--|--|--|--|
| 2 | Signa | al descriptions | 9 | | | | |
| | 2.1 | Address inputs (A0-A22) | 9 | | | | |
| | 2.2 | Data input/output (DQ0-DQ15) | 9 | | | | |
| | 2.3 | Latch Enable (L) | 9 | | | | |
| | 2.4 | Clock (K) | 9 | | | | |
| | 2.5 | Wait (WAIT) | 10 | | | | |
| | 2.6 | Flash Chip Enable ($\overline{\mathbb{E}}_{F}$) | 10 | | | | |
| | 2.7 | Flash Output Enable (G _F) | 10 | | | | |
| | 2.8 | Flash Write Enable (W _F) | 10 | | | | |
| | 2.9 | Flash Write Protect (WP _F) | 10 | | | | |
| | 2.10 | Flash Reset (RP _F) | 10 | | | | |
| | 2.11 | PSRAM Chip Enable input (EP) | 11 | | | | |
| | 2.12 | PSRAM Write Enable (WP) | 11 | | | | |
| | 2.13 | PSRAM Output Enable (\overline{G}_P) | 11 | | | | |
| | 2.14 | PSRAM Upper Byte Enable (UB _P) | 11 | | | | |
| | 2.15 | PSRAM Lower Byte Enable (\overline{LB}_P) | 11 | | | | |
| | 2.16 | PSRAM Configuration Register Enable (CR _P) | 11 | | | | |
| | 2.17 | V _{DDF} supply voltage | 11 | | | | |
| | 2.18 | V _{CCP} supply voltage | 11 | | | | |
| | 2.19 | V _{DDQF} supply voltage | 12 | | | | |
| | 2.20 | V _{PPF} Program supply voltage | 12 | | | | |
| | 2.21 | V _{SS} ground | 12 | | | | |
| 3 | Funct | tional description1 | 13 | | | | |
| 4 | Maximum rating | | | | | | |
| 5 | DC and AC parameters | | | | | | |
| 6 | Package mechanical | | | | | | |

| R7060B1 |
|---------|
| |

Contents

| 7 | Part numbering | . 20 |
|---|------------------|------|
| Ω | Pavisian history | 21 |

List of tables

| Table 1. | Signal names | 7 |
|----------|---|----|
| Table 2. | Main operating modes | |
| Table 3. | Absolute maximum ratings | |
| Table 4. | Operating and AC measurement conditions | |
| Table 5. | Device capacitance | |
| Table 6. | Stacked TFBGA88 8 × 10 mm - 8 × 10 active ball array, 0.8 mm pitch, | |
| | package mechanical data | 18 |
| Table 7. | Ordering information scheme | |
| Table 8. | Document revision history | |

List of figures

| Figure 1. | Logic diagram | . 6 |
|-----------|---|-----|
| Figure 2. | TFBGA connections (top view through package) | . 8 |
| Figure 3. | Functional block diagram | 13 |
| Figure 4. | AC measurement I/O waveform | 16 |
| Figure 5. | AC measurement load circuit | 17 |
| Figure 6 | TFBGA88 8 x 10 mm 8 x 10 hall array - 0.8 mm pitch, package outline | 18 |

1 Description

The M36L0R7060T1 and M36L0R7060B1 combine two memory devices in a multichip package:

- a 128-Mbit, Multiple Bank Flash memory, the M58LR128HT or M58LR128HB
- a 64-Mbit PseudoSRAM, the M69KB096AM

The purpose of this document is to describe how the two memory components operate with respect to each other. It must be read in conjunction with the M58LR128HTB and M69KB096AM datasheets, where all specifications required to operate the Flash memory and PSRAM components are fully detailed. These datasheets are available from your local STMicroelectronics distributor.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 \times 10 mm, 8 \times 10 ball array, 0.8 mm pitch) package. The memory is supplied with all the bits erased (set to '1').






Table 1. Signal names

| Signal name | Function | Direction |
|-----------------------------|--|-----------|
| A0-A22 | Address inputs | Inputs |
| DQ0-DQ15 | Common Data input/output | I/O |
| Ī | Latch Enable input for Flash memory and PSRAM | Input |
| K | Burst Clock for Flash memory and PSRAM | Input |
| WAIT | Wait Data in Burst Mode for Flash memory and PSRAM | Output |
| V_{DDF} | Flash memory power supply | |
| V_{DDQF} | Flash power supply for I/O buffers | |
| V _{PPF} | Flash optional supply voltage for Fast Program & Erase | |
| V _{SS} | Ground | |
| V _{CCP} | PSRAM power supply | |
| NC | Not connected internally | |
| DU | Do not use as internally connected | |
| Flash memory | | |
| E _F | Chip Enable input | Input |
| G _F | Output Enable Input | Input |
| \overline{W}_F | Write Enable input | Input |
| RP _F | Reset input | Input |
| ₩P _F | Write Protect input | Input |
| PSRAM | | |
| E _P | Chip Enable input | Input |
| G _P | Output Enable input | Input |
| $\overline{\mathbb{W}}_{P}$ | Write Enable input | Input |
| CR _P | Configuration Register Enable input | Input |
| UB _P | Upper Byte Enable input | Input |
| <u>IB</u> _P | Lower Byte Enable input | Input |




Figure 2. TFBGA connections (top view through package)

2 Signal descriptions

See Figure 1: Logic diagram and Table 1: Signal names, for a brief overview of the signals connect-ed to this device.

2.1 Address inputs (A0-A22)

Addresses A0-A21 are common inputs for the Flash memory and PSRAM components. The other lines (A22) is an input for the Flash memory component only.

The Address inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable signal ($\overline{\mathbb{E}}_F$) and through the Write Enable signal ($\overline{\mathbb{W}}_F$), while the PSRAM is accessed through the Chip Enable signal ($\overline{\mathbb{E}}_P$) and the Write Enable signal ($\overline{\mathbb{W}}_P$).

2.2 Data input/output (DQ0-DQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

For the PSRAM component, the upper Byte Data inputs/outputs (DQ8-DQ15) carry the data to or from the upper part of the selected address when Upper Byte Enable ($\overline{\text{UB}}_{\text{P}}$) is driven Low. The lower Byte Data inputs/outputs (DQ0-DQ7) carry the data to or from the lower part of the selected address when Lower Byte Enable ($\overline{\text{LB}}_{\text{P}}$) is driven Low. When both $\overline{\text{UB}}_{\text{P}}$ and $\overline{\text{LB}}_{\text{P}}$ are disabled, the Data inputs/outputs are high impedance.

2.3 Latch Enable (\overline{L})

The Latch Enable pin is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KB096AM for the PSRAM and M58LR128HTB for the Flash memory.

2.4 Clock (K)

The Clock input pin is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KB096AM for the PSRAM and M58LR128HTB for the Flash memory.

2.5 Wait (WAIT)

WAIT is an output pin common to the Flash memory and PSRAM components. However the WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KB096AM datasheet for the PSRAM and to the M58LR128HTB datasheet for the Flash memory.

2.6 Flash Chip Enable (\overline{E}_F)

The Flash Chip Enable input activates the control logic, input buffers, decoders and sense amplifiers of the Flash memory component. When Chip Enable is Low, V_{IL} , and Reset is High, V_{IH} , the device is in active mode. When Chip Enable is at V_{IH} the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

2.7 Flash Output Enable (\overline{G}_F)

The Output Enable pin controls the data outputs during Flash memory Bus Read operations.

2.8 Flash Write Enable (\overline{W}_F)

The Write Enable controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

2.9 Flash Write Protect (\overline{WP}_F)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, V_{IL} , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, V_{IH} , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M30L0R7000T1/B1 datasheet).

2.10 Flash Reset (\overline{RP}_F)

The Reset input provides a hardware reset of the Flash memory. When Reset is at V_{IL} , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to the M58LR128HTB datasheet, for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3 V logic without any additional circuitry. It can be tied to V_{RPH} (refer to the M58LR128HTB datasheet).

2.11 PSRAM Chip Enable input (\overline{E}_P)

The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted (V_{IH}), the device is disabled, and goes automatically in low-power Standby mode or Deep Power-down mode, according to the RCR settings.

2.12 PSRAM Write Enable (\overline{W}_P)

Write Enable, \overline{W}_P controls the Bus Write operation of the PSRAM. When asserted (V_{IL}), the device is in Write mode and Write operations can be performed either to the configuration registers or to the memory array.

2.13 PSRAM Output Enable (\overline{G}_P)

When held Low, V_{IL} , the Output Enable, \overline{G}_{P} enables the Bus Read operations of the memory.

2.14 PSRAM Upper Byte Enable (UB_P)

The Upper Byte En-able, $\overline{\text{UB}}_{\text{P}}$ gates the data on the Upper Byte Data inputs/outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

2.15 PSRAM Lower Byte Enable (\overline{LB}_P)

The Lower Byte Enable, \overline{LB}_P gates the data on the Lower Byte Data inputs/outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

If both \overline{LB}_P and \overline{UB}_P are disabled (High) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as \overline{E}_P remains Low.

2.16 PSRAM Configuration Register Enable (CR_P)

When this signal is driven High, V_{IH} , bus read or write operations access either the value of the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR) according to the value of A19.

2.17 V_{DDF} supply voltage

V_{DDF} provides the power supply to the internal core of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

2.18 V_{CCP} supply voltage

 V_{CCP} provides the power supply to the internal core of the PSRAM device. It is the main power supply for all PSRAM operations.

577

2.19 V_{DDOF} supply voltage

 V_{DDQF} provides the power supply for the Flash I/O pins. This allows all outputs to be powered independently of the Flash core power supplies, V_{DDF} and V_{CCP}

2.20 V_{PPF} Program supply voltage

V_{PPF} is both a Flash control input and a Flash power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PPF} is kept in a low voltage range (0V to V_{DDQF}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against Program or Erase, while V_{PP} in the V_{PP1} range enables these functions (see the M58LR128HTB datasheet for the relevant values). V_{PPF} is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V_{PPF} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.

2.21 V_{SS} ground

V_{SS} is the common ground reference for all voltage measurements in the Flash (core and I/O buffers) and PSRAM chips. It must be connected to the system ground.

Note:

Each Flash memory device in a system should have their supply voltage (V_{DDF}) and the program supply voltage V_{PPF} decoupled with a 0.1 μ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 5: AC measurement load circuit. The PCB track widths should be sufficient to carry the required V_{PPF} program and erase currents.

3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs: \overline{E}_F for the Flash memory and \overline{E}_P for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations on one of the Flash memory and the PSRAM components which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 3. Functional block diagram




Table 2. Main operating modes⁽¹⁾

| Table 2. IVI | u | an operating modes | | | | | | | | | | | | | |
|---|------------------------------------|----------------------------|-----------------------------|--------------------------------|-----------------|----------------------------------|----------------------------|-----------------|--------------------|--------------------|----------------------------------|---------------------|------|---------------------------|--|
| Operation ⁽²⁾⁽³⁾ | Ē _F | G _F | $\overline{\mathbf{W}}_{F}$ | Ū _F | RP _F | WAIT _F ⁽⁴⁾ | Ē _P | CR _P | \overline{G}_{P} | \overline{W}_{P} | LB _P ,UB _P | A19 | A18 | A0- A17 A20- A21 | DQ15-DQ0 |
| Flash Read | V _{IL} | V _{IL} | V _{IH} | V _{IL} ⁽⁵⁾ | | | | | | | | | | Flash Data Out | |
| Flash Write | V_{IL} | V_{IH} | V_{IL} | $V_{IL}^{(5)}$ | V_{IH} | | | | PSR | AM m | nust be dis | abled | d. | | Flash Data In |
| Flash Address Latch | V _{IL} | Χ | V _{IH} | V _{IL} | V _{IH} | | | | | | | | | | Flash Data Out or Hi-Z ⁽⁶⁾ |
| Flash Output Disable | V _{IL} | | | | | Hi-Z | | | | | | | | | |
| Flash Standby | V_{IH} | Х | Х | Х | V_{IH} | Hi-Z | Any PSRAM mode is allowed. | | | | | Hi-Z | | | |
| Flash Reset | Х | Х | Х | Х | V _{IL} | Hi-Z | 1 | | | | | | | Hi-Z | |
| PSRAM Read | | | | | | | V _{IL} | V _{IL} | V _{IL} | V _{IH} | V _{IL} | | Vali | d | PSRAM data out |
| PSRAM Write | _ | The F | - lash | memo | orv mu | ıst be | V _{IL} | V _{IL} | Х | V _{IL} | V _{IL} | | Vali | d | PSRAM data in |
| PSRAM Program Configuration Register (CR Controlled) ⁽⁷⁾ | The Flash memory must be disabled. | | | | V _{IL} | V _{IH} | Х | V _{IL} | Х | | CR) CR) | BCR/ RCR Data | Hi-Z | | |
| PSRAM Standby | | Any Flash mode is allowed. | | | | awad | V _{IH} | V _{IL} | Х | Х | Х | Х | Х | Х | Hi-Z |
| PSRAM Deep Power-Down ⁽⁹⁾ | , | rany r | idəll | mode | is all | weu. | V _{IH} | Х | Х | Х | Х | Х | Х | Х | Hi-Z |

^{1.} X = Don't care.

- 5. \overline{L}_F can be tied to V_{IH} if the valid address has been previously latched.
- 6. Depends on $\overline{\mathsf{G}}_{\mathsf{F}}$.
- 7. BCR and RCR only.
- 8. A18 and A19 are used to select the BCR, RCR or DIDR registers.
- Bit 4 of the Refresh Configuration Register must be set to '0' and E must be maintained High, V_{IH}, during Deep Power-Down mode.

^{2.} In the PSRAM, the Clock signal, K, must remain Low in asynchronous operating mode, and to achieve standby power in Standby and Deep Power-Down modes.

^{3.} The PSRAM must have been configured to operate in asynchronous mode by setting BCR15 to '1' (default value).

^{4.} WAIT signal polarity is configured using the Set Configuration Register command. See the M58LR128HTB datasheet for details

4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

| Symbol | Parameter | Va | Unit | |
|--|--|-------------|------|-------|
| Symbol | Faranteter | Min | Max | Onit |
| T _A | Ambient operating temperature | -25 | 85 | °C |
| T _{BIAS} | Temperature under bias | -25 | 85 | °C |
| T _{STG} | Storage temperature | – 55 | 125 | °C |
| V _{IO} | Input or output voltage | -0.2 | 2.45 | V |
| V _{DDF} , V _{DDQF} V _{CCP} | Core and input/output supply voltages | -0.2 | 2.45 | V |
| V _{PPF} | Flash program voltage | -0.2 | 10 | V |
| Io | Output short circuit current | | 100 | mA |
| t _{VPPFH} | Time for V _{PPF} at V _{PPFH} | | 100 | hours |


5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 4: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC measurement conditions

| Parameter | Flash | memory | PSF | Unit | |
|---|-----------------|------------------------|----------------|------|----|
| Farameter | Min | Max | Min | Max | |
| V _{DDF} supply voltage | 1.7 | 1.95 | _ | - | V |
| V _{CCP} supply voltage | _ | - | 1.7 | 1.95 | V |
| V _{DDQF} supply voltage | 1.7 | 1.95 | _ | - | V |
| V _{PPF} supply voltage (Factory environment) | 8.5 | 9.5 | _ | - | V |
| V _{PPF} supply voltage (Application environment) | -0.4 | V _{DDQF} +0.4 | - | - | V |
| Ambient operating temperature | -25 | 85 | -25 | 85 | °C |
| Load capacitance (C _L) | ; | 30 | 3 | pF | |
| Output circuit resistors (R ₁ , R ₂) | 16.7 | | 16 | 6.7 | kΩ |
| Input rise and fall times | | 5 | | 2 | ns |
| Input pulse voltages | 0 to | V _{DDQF} | 0 to V | V | |
| Input and output timing ref. voltages | V _{DI} | _{OQF} /2 | V _C | V | |

Figure 4. AC measurement I/O waveform



 $V_{\rm DDGF}$ $V_{\rm DGGF}$ $V_{\rm DDGF}$ $V_{\rm DGGF}$ $V_{\rm DDGF}$ $V_{$

Figure 5. AC measurement load circuit

Table 5. Device capacitance

| Symbol | Parameter | Parameter Test Condition Min | | Max ⁽¹⁾ | Unit |
|------------------|--------------------|------------------------------|--|--------------------|------|
| C _{IN} | Input capacitance | $V_{IN} = 0 V$ | | 14 | pF |
| C _{OUT} | Output capacitance | V _{OUT} = 0 V | | 18 | pF |

^{1.} Sampled only, not 100% tested.

Please refer to the M58LR128HTB and M69KB096AM datasheets for further DC and AC characteristics values and illustrations.

6 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 6. TFBGA88 8 × 10 mm, 8 × 10 ball array - 0.8 mm pitch, package outline


1. Drawing is not to scale.

Table 6. Stacked TFBGA88 8 x 10 mm - 8 x 10 active ball array, 0.8 mm pitch, package mechanical data

| | package mechanical data | | | | | | | |
|--------|-------------------------|-------------|--------|--------|--------|--------|--|--|
| Cumbal | | millimeters | | | inches | | | |
| Symbol | Тур | Min | Max | Тур | Min | Max | | |
| Α | | | 1.200 | | | 0.0472 | | |
| A1 | | 0.200 | | | 0.0079 | | | |
| A2 | 0.850 | | | 0.0335 | | | | |
| b | 0.350 | 0.300 | 0.400 | 0.0138 | 0.0118 | 0.0157 | | |
| D | 8.000 | 7.900 | 8.100 | 0.3150 | 0.3110 | 0.3189 | | |
| D1 | 5.600 | | | 0.2205 | | | | |
| ddd | | | 0.100 | | | 0.0039 | | |
| E | 10.000 | 9.900 | 10.100 | 0.3937 | 0.3898 | 0.3976 | | |
| E1 | 7.200 | | | 0.2835 | | | | |
| E2 | 8.800 | | | 0.3465 | | | | |
| е | 0.800 | - | _ | 0.0315 | - | - | | |
| FD | 1.200 | | | 0.0472 | | | | |
| FE | 1.400 | | | 0.0551 | | | | |
| FE1 | 0.600 | | | 0.0236 | | | | |
| SD | 0.400 | | | 0.0157 | | | | |
| SE | 0.400 | | | 0.0157 | | | | |

7 Part numbering

Table 7. Ordering information scheme



E = ECOPACK® Standard packing

F = ECOPACK® Tape & Reel packing

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

8 Revision history

Table 8. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 23-May-2006 | 0.1 | First release. |
| 31-Aug-2006 | 0.2 | PSRAM changed to M69KM096AM. Blank and T removed below Option in Table 7: Ordering information scheme. |
| 07-May-2007 | 1 | Document status promoted from Target Specification to full Datasheet. 70 ns speed class and 66 MHz frequency added. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com